Thursday, November 20, 2014

how to write testbench of a design in Verilog HDL